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Abstract 
This gaper presents a novel technique for synthesis of speed-in- 
dependent circuits. It is based on partial order representation of 
the state graph called STG-unfolding segment. The new method 
uses approximation technique to speed up the synthesis process. 
The method is illustrated on the basic implementation architecture. 
Experimental results demonstrating its efficiency are presented and 
discussed. 
Introduction 
The problem of synthesis of speed-independent circuits from their 
Signal Transition Graph (STG) specifications has been approached 
by many researchers. Several tools exist today, such as SIS [lo], 
Assassin [12], Forcage [3] and Petrify [2], which are capable of 
synthesising circuits of moderate size. All but Forcage use some 
form of State Graph (SG) representation to obtain truth tables of 
the implementation logic. Petrify uses Binary Decision Diagrams 
(BDDs) to represent SG symbolically and can thus synthesise cir- 
cuits from larger descriptions. Forcage, on the other hand, uses 
Change Diagrams (partial order model) to derive an implementa- 
tion but is restricted to specifications without choice. 
Construction of S G  hits available computational limits due to 
state explosion. A structural method in [6] can implement STGs 
avoiding exhaustive state exploration. It uses concurrency relation 
between transitions of the STG to obtain an initial approximation 
of the implementation. If this approximation does not satisfy cor- 
rectness criteria, then iterative refinement is performed using State 
Machine (SM) decompositions. Although powerful, this method it 
is restricted to SM-decomposable specifications. 
The main goal of this work is to develop a method for imple- 
menting STGs that cannot be synthesised by the above techniques 
due to the large size of their SG.  A way to achieve this goal will 
be analogous to the one in [6] - it will draw upon relations at the 
event-based, rather than state-based, description level. This method 
will, however, be free from the limitations of [6]. 
The solution to this problem is found in the use of a partial or- 
der approach, already known to have given positive results in STG 
verification. It is based on an implicit representation of S G  in the 
form of a finite STG-unfolding segment [9]. It was shown [SI that 
such a segment can often be built for those examples where the 
construction of S G  fails. While the segment is being constructed 
it is also verified for correctness. Thus, after the verification stage 
is completed, an implementation can be derived from an already 
built STG-unfolding segment. Two approaches are possible within 
the new synthesis method: exact and approximate. The former ob- 
tains an implementation equivalent to that derived from the SG. At 
the end of the synthesis procedure this approach produces an im- 
plementation by recovering binary states from the segment (similar 
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to the approach of [5]). Although it benefits from the unfolding 
methodology which restricts the set of states needed to examine for 
each signal, the exact approach may suffer from exponential explo- 
sion of states. To battle the complexity, the latter approach uses 
concurrency relation to initially approximate and then to refine an 
approximated implementation. The structural method of [6] works 
on the STG level, assuming that two transitions are concurrent if 
they can ever fire simultaneously. Loose approximation may re- 
quire several computationally costly refinement iterations. On the 
contrary, our method works with a partial run of the STG speci- 
fied behaviour. Thus it is possible to pin-point when exactly any 
two transitions become concurrent. This local information gives a 
more accurate initial approximation and a more precise refinement. 
Therefore the implementations can be obtained faster and be better 
optimised. 
The aim of this paper is to suggest and illustrate synthesis of 
speed-independent circuits from the STG-unfolding segment built 
for their specifications. The method is illustrated on the atomic 
complex gate per signal architecture and is compared with the ex- 
isting approaches. 
Synthesis of Speed-Independent circuits 
General synthesis approach We assume that the reader 
is familiar with the basics of the Petri net theory [7]. A marked 
Petri net (PN) is a tuple N = (P,  T ,  F, mo) where P and T are 
non-empty sets of places and transitions, respectively, F is a flow 
relation and mo is an initial marking. A Signal (Transition) Graph 
(STG) [8, 11 is a tuple G = (N, A, L )  (labelled PN) where N is 
a marked PN, A is a set of signals and L : T -+ {+, -} x A 
is a labelling function. STGs are a special case of labelled PNs, 
used for low level descriptions of asynchronous circuits. The set 
of transition labels represents changes of signals: +a, (for up) and 
-at (for down). Notation *at indicates a transition labelled with a 
change of a ,  regardless of the direction of this change. 
Conventionally, to obtain an implementation for an STG G a 
corresponding S G  is built. The S G  S ,  also called State Transi- 
tion Diagram (STD), is derived by constructing the reachability 
graph (representing all reachable markings) of the underlying PN 
and then assigning binary codes u t  to each vertex s. The binary 
codes must be assigned consistently, i.e. : 
every arc is labelled with exactly one signal transition, and 
for each pair of states 51 and sz connected with an arc la- 
belled with *a, the following is true: 
- u1[i] = 0 and v ~ [ z ]  = 1 if + = -+ 
- u l [z ]  = 1 and u2[i] = 0 if * = - 
Once a consistent state assignment was performed, truth tables are 
obtained for each output signal and an implementation is produced. 
The process of obtaining a truth table depends on the implementa- 
tion architecture chosen (for this particular signal). 
Correctness criteria for synthesis of speed-independent circuits 
can be divided into general correctness criteria and architecture 
spec@ correctness criteria. The former are behavioural properties 
of an STG, which characterise an STG to be implementable. In 
addition to the consistent state assignment, they also include: 
Boundedness, which guarantees that the behaviour specified 
by an STG can be implemented into a finite size circuit; 
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I Semi-modularity (also called “output signal persistency”), 
which implies that excited output signals cannot be disabled 
by some input signal change and thus cause a hazard. 
The latter group of properties is usually checked during the ac- 
tual logic synthesis process. These are generally referred to as cod- 
ing conjicts and indicate that although the STG is implementable 
“in principle”, some binary state may be associated with different 
markings which makes them indistinguishable at the circuit level. 
The Complete State Coding (CSC) condition introduced in [ l ]  re- 
quires any two states with equal binary codes to have the same set 
of excited output signals. It was shown in [ I ]  that STGs satisfying 
CSC property are implementable as speed-independent circuits. 
An implementation is obtained by building a cover function. 
A boolean function with a variable corresponding to each signal 
is said to be covering a state s3 if it evaluates to TRUE when the 
variables have the values equal to the elements of binary code u3 
assigned to sJ. A function C covering a set of states is called a 
coverfunction (or simply cover) for this set of states { s ~ } ;  each 
term of the cover is called cube. 
A cover is not required to be exact, i.e. to cover only the states 
in {st}. It could be obtained explicitly from their binary codes. 
However, if a cover is obtained somehow differently (e.g. using 
an oracle), it may cover some other states. For example, a method 
described in [6] use structural information to obtain covers. Such 
cover is called approximated cover, and needs to be checked for 
correctness. There are different requirements for correctness of 
covers according to the implementation architecture chosen. 
The following three architecture types are normally considered: 
I Atomic complex gate per signal implementation; 
I Atomic complex gate per excitation function implementation; 
I Atomic complex gate per excitation region implementation. 
The first architecture can be considered as a basic type. The 
other two aim at reducing the size of customised complex gates. 
In these architectures it is assumed that the output signal is im- 
plemented using a memory element. The Set and Reset excitation 
functions for this memory element are implemented as atomic com- 
plex gates (the former) or a network of atomic complex gates (the 
latter). Depending on which memory element is used, the imple- 
mentations are divided into i) Standard C-element implementation, 
which uses Muller C-element as the memory element, and ii) RS- 
latch implementation, where an RS-latch is used. 
To demonstrate the novel technique we chose the atomic com- 
plex gate per signal architecture. Our method, however, can be 
easily adapted to the other architectures. 
Atomic complex gate per signal implementation This 
is a basic architecture for speed-independent circuits studied in [ 11. 
The circuit is implemented as a network of atomic gates. Each 
gate uniquely implements one output signal. Its boolean func- 
tion can be represented as Sum-Of-Products (SOP) or Sum-Of- 
Functions(S0F). An example of such gate is shown in Figure l(b). 
Each gate is allowed to be sequential (latch), i.e. contain an internal 
feedback with a zero delay. The delay between its intemal “AND- 
ing” and “ORing” parts is also assumed to be negligible. The gate 
depiction is used to denote the implemented boolean function as 
the actual implementation is resolved on the transistor level. 
Two sets of the reachable states are distinguished in the SG, on- 
set &(al) and o$--set Off (u , ) ,  which include all states in which 
the value of the output signal a, is implied to be TRUE and FALSE, 
respectively. The remaining (unreachable) subset of combinations 
of the boolean values of signals forms the Don’t care set (DC-set). 
The implementation is derived by building the on-set1. Each 
state can be represented by a term which has [ A (  variables, each 
corresponding to one and only one signal a,. The term becomes 
TRUE only when the values of the variables are equal to those in 
the binary code assigned to the state. The cover C for implementa- 
tion is obtained from the,terms included into the on-set. The DC-set 
can be used for optimising the size of C. This is done in standard 
minimisation tools, such as Espresso [lo]. 
’Here and further, for simplicity, it is assumed that the on-set is constructed. Usu- 
ally, the simplest from the on- and off-sets is chosen for implementation. 
an 
Figure 1 : An example of an STG and a corresponding SG. 
The synthesis for this architecture is illustrated in Figure l(c) 
for an STG shown in the Figure 1 (a). Suppose that signal b is to 
be implemented. The on-set of b is found as: On@) = ( ( p z 1  p 3 ) ,  
tion C(6) is obtainedas: C(6) = ab~+ab~+abc+a6c+abc+a~c =
a + c.  The DC-set in example in Figure l(c) is empty so no further 
minimisation can be done. 
Obtaining exact covers usually means that all states in the on- 
or off-set must be known. An approximation algorithm produces 
approximated covers of the on- and off-sets. Therefore, in this im- 
plementation architecture, covers of on- and off-sets must satisfy 
the following condition: 
Definition 1 Two coversC;),(a,) andC;,, (a,) are saidto be cor- 
rect i$C&(a,) and C&(at) cover On(a,) and Off(.,) respec- 
0 
If the covers do not satisfy the above condition, then the ap- 
proximation is too loose and needs to be refined. If, on the other 
hand, the covers are exact but still intersect outside the DC-set, then 
this STG has CSC problem. In this case it should be corrected by 
changing the specification, e.g. by inserting additional signals. 
(p3 P 5 ) ,  (P2, P6 7 PS), (P5 I P6 , P8 )L (P7, P8 1, (p4)). The cover func- 
tivelyand C;,(a,) . C&(ac) C DC-set. 
Slices in STG-unfolding segment 
STG-unfolding segment Analysis of STGs using STG- 
unfolding segment was studied elsewhere [9]. An STG-unfolding 
segment is a tuple G’ = (TIl P‘, F’, L’) where TI, P’ and F‘ are 
sets of transitions, places and the flow relation, respectively, and 
L‘ is a labelling function which labels each element of G’ as an 
instance‘of elements of G. G’ is a partial order obtained from an 
STG G by the process of its unfolding which starts from the initial 
marking. The unfolding process uses the structural properties of 
the constructed partial order to determine the relations of conjict, 
concurrency and precedence between instances. These relations are 
used to decide where to instantiate the next element. The following 
key notions were introduced in [4]: 
I The min-set of transitions needed to fire t’, including t’, is 
called local configuration of t’ and is denoted as [t’l . 
I A set of place instances reached by firing all transitions in 
[t’l is calledpostsetof[t’] and is denoted as [t’l I. Mapping 
a postset onto places of the original STG is calledjnal state 
of [t’]  and gives a marking of the original STG. 
0 Any non-conflicting and transitively closed set of transitions 
of T’ is called configuration C. The postset of a configura- 
tion, denoted as CI, is found from the postsets of transitions 
comprising it. 
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The unfolding algorithm examines only states reached through fir- 
ing of an instance t‘ excited by a minimal set of causes. It is based 
on the fact that no new information about the behaviour of the sys- 
tem can be obtained once the states started repeating. Thus the 
algorithm constructs no new instances after any instance t’, whose 
firing reaches an already examined state. Transition instance t: is 
called a cutogtransition of the unfolding. 
In contrast to PN-unfolding [4], the STG-unfolding takes into 
account signal interpretation of PN transitions and keeps track of 
the binary codes reached by transition firing. However, it still ex- 
amines only a subset of all reachable states and thus is more effi- 
cient than S G  analysis for a vast number of examples. 
Each instance t’ of STG-unfolding segment is assigned with 
a binary code E , t , ,  which is reached by firing transitions in [t’l. 
Similar to its postset, the binary code corresponding to a config- 
uration C is calculated from E,t,, of transitions comprising it. It 
was shown in [9] that all states of the S G  are represented in the 
STG-unfolding segment as postsets of some configuration. For 
each instance t’ labelled with signal transition *a,  a set of tran- 
sitions nezt(t’) is defined as a set of instances labelled with *az 
reachable from t’ without any intermediate transitions of a , .  Set 
fzrst(a,) is a set of transitions of at first reached from the begin- 
ning of the segment. A special transition, called initial transition, 
is introduced in the unfolding to represent the initial state of the 
STG. This transition, denoted as I, has a postsee which maps onto 
the initial marking mo and has an assigned binary code S ,L1 equal 
to the initial binary state 00 of the STG. 
It was demonstrated in [9] that an STG-unfolding segment can 
only be constructed for an STG specification satisfying bounded- 
ness and consistent state assignment criteria. The last general cor- 
rectness criterion, semi-modularity, can be checked on the STG- 
unfolding segment in linear time. 
cuts To represent a state of S G  we define a cut. A cut of STG- 
unfolding segment is a maximal set of concurrent places p‘ E P’. 
Each cut c of an STG-unfolding segment thus represents some 
reachable marking of the original STG. A sequence relation is de- 
fined between two cuts CI 5 cz if Vp: € c2,3p: E c1 : pi 5 p:. 
For each instance t’ the following four types of cuts are found. 
e A minimal excitation cut crntn(t’), which represents a state 
at which t’ becomes first enabled. 
e A minimal stable cut cTan (t’), which represents a state which 
is reached by firing of t‘. 
e A maximal excitation cut crax(t’), which represents a state 
from which, in a correct STG no advancement can he made 
unless t’ is fired. 
A maximal stable cut cyax (t‘) ,  which represents a state which 
is reached after firing o f t ’  from which firing of any transi- 
tion leads to a state enabling the next change of the signal a ,  
labelling t’. 
Each instance of the STG-unfolding segment uniquely identifies 
c ~ * ” ( * a ~ )  and cFzn(*a: )  and thesetsof c ~ ~ ” ( * u ~ )  andcFax(*a:). 
Thus each instance identifies states bounding the subset of the on- 
set (or off-set) of at which is found for this particular instance 
Slices To represent a (connected) set of states we introduce a 
notion of a slice of the STG-unfolding segment. A slice of STG- 
unfolding segment is a set of cuts S = ( cmzn, Cmax) defined with 
a min-cut of the slice, cmzn, and a set of max-cuts, Cmax, such that 
Vc, E S the following is true: cmt“ 5 ct and 3cYar E Cma2 : 
cI 5 cyas. No two cuts in the set of max-cuts are sequential. 
In other words, a slice is defined between one min-cut and a set 
of max-cuts. Every cut in between the min-cut and a max-cut is 
encapsulated in the slice S .  Furthermore, for any two cuts c, and 
cj encapsulated by S ,  if ct 4 cg , then all cuts between c, and cj 
are also encapsulated by S .  Since each cut represents some state in 
Figure 2: An example of an STG-unfolding segment and illustra- 
tion of slices and cuts. 
the SG, for any two states sI and s3 represented as sequential cuts 
in a slice, all states on any path from sz to s j  are also represented 
as cuts encapsulated into S .  The number of cuts in the set of max- 
cuts corresponds to the number of configurations (non-conflicting 
runs of the STG) which include configuration producing the min- 
cut. The elements of the STG-unfolding segment, i.e. places and 
transitions, bounded by instances in min-cut and max-cuts are said 
to belong to the slice. 
A slice represents a subset of reachable states found in the S G  
for any STG bounded by the cuts defining it. As discussed ear- 
lier, the synthesis of speed-independent circuits is based on finding 
subsets of reachable states. Therefore, slices of the STG-unfolding 
segment can be used to identify and represent these subsets. 
Cuts and slices are illustrated in Figure 2. Consider a cut c = 
@ , P A )  in Figure 2(a). This cut is a minimal excitation cut for the 
transitio? -,c’ and is a minimal stable cut for +b‘. Another cut, 
c = (p2,p6,pi) is a maximal stable cut for transition instance 
+a‘. At the same time this is a maximal excitation cut for the 
instance +b”. This example also illustrates the relations between 
cuts. Intuitively, if a transition *ai causes *a(,  then the minimal 
stable cut of *ai is the minimal excitation cut of *ai and vice versa. 
Slice SI = ( ( p i ) ,  {(p$,pL)}) (Figure 2(b)) encapsulates cut 
c = (pi). Another slice SZ is defined between a min-cut (p4,p;) 
and a set of max-cuts { (pk , p i ,  p i ) }  and includes all cuts between 
them. It is also possible to define >a slice between ( p i ,  ph) and 
{ (pg , p b ) ,  (p: , p; ,  p i ) } .  In this case the slice will include all cuts 
hut one enabling -d. This slice, therefore, represents all states at 
which signal a is stable at “1”. 
Each cut is produced by some configuration of the STG-un- 
folding segment. Hence, the binary codes of the S G  states repre- 
sented by cuts encapsulated in a particular slice can he recovered 
by examining its cuts. 
Synthesis from STG-unfolding segment 
Obtaining exact covers First, consider the problem of syn- 
thesis from the STG-unfolding segment G’ by finding exact covers 
for the on-(off-)set. To implement an output signal of an STG as an 
atomic gate, its on-set’ is required. Since its S G  is represented as 
an STG-unfolding segment, the problem is to find a set of slices in 
this segment which represents all states in the on-set, i.e. an on-set 
partitioning of G’ for a,. 
To define each slice we need to identify a min-cut and a set of 
max-cuts. From all instances in the STG-unfolding segment only 
instances of +a, may change the value of corresponding element 
in the binary codes. Furthermore, for each instance +a: its min- 
imal excitation cut cTan (+ai) represents the first state at which 
+a: becomes excited. Any cut at which +a: is excited or stable at 
“ 1 ”  must he sequential to c ~ - ” ” ( + a ~ ) .  A special case is the initial 
’Off-set if an off-set implementation was chosen. In this case instances of --a, 
should be considered. 
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Figure 3: Illustration of synthesis from the STG-unfolding seg- 
ment. 
transition l. of G’. If in the initial state of the STG the corresgond- 
ing bit of binary code was “I” ,  then the set first(a,) will consist 
of the down instance -U:. In this case, the minimal stable cut of 
I is the first cut from which this slice can be defined. Thus the set 
of minimal cuts, which is used to define a set of slices, is taken as 
a set of minimal excitation cuts of instances +ai and the minimal 
stable cut of I, if the signal a ,  is at “1” in the initial state. Thus a 
set of transitions, called entry transitions, is identified on the STG- 
unfolding segment which includes all instances of +at  and may 
include I if a ,  is at ‘‘1”jn the initial state. 
For complete definition of each slice we need to determine a set 
of max-cuts for each slice. The minimal excitation cut of any in- 
stance -a: represents the first state at which -U: becomes excited. 
This cut belongs to the off-set. 
For each instance +a: the slice must be bounded by a set of cuts 
which can be reached from min-cut without exciting - U * .  The slice 
is bounded by the maximal excitation cuts of immediate predeces- 
sors of nezt(+u:), i.e. cuts at which an immediate predecessorof 
a transition from nezt(+‘a,) is the only transition to fire. This is 
the furthest state to which advancement of the system can be made 
from +U: without enabling -az. In the case of initial transition the 
set of max-cuts for the first slice is chosen using fzrst(a,). 
Due to the unfolding algorithm, a particular configuration may 
contain no instances of - U , .  This may happen if the configuration 
contains a cutoff transition, or simply leads to a deadlock. In this 
case the cut reached by such configuration bounds the slice. 
Consider synthesising signal b from an example in Figure 1. 
The on-set partitioning of the segment is shown in Figure 3. There 
are two instances +b’ and +b” and one instance 4’. Thus there 
are two slices S&,(+b’) = ((pi), {(p;,p;)}) and S’,,(+b’’) = 
((p; , p i )  , { (p; , p; , p t ) } )  representing states from the on-set and 
one slice So f f  = ( ( p k ) ,  { ( p y ) } ) .  Once the slices are defined, 
the set of states represented by these slices is found: On’ ( b )  = 
{100,101,110,111} andOn2(b) = { O O l , O l l } .  Theon-setcover 
is obtained from slices as Con = On’@) U On2 ( b )  = (100, 101, 
110, 111, 001, 011) which after standard boolean transformation 
gives Con = { 1 - -, - - 1) = U + c. If the off-set implementation 
were chosen, then the cover would be C o f f  = {010,000} = iiC. 
Deriving cover approximation from STG-unfolding 
segment The synthesis procedure described in the previous Sub- 
section suffers from one drawback. If many concurrent transitions 
belong to a slice, then obtaining the binary codes for all cuts will 
suffer from exponential explosion of states. To battle this an ap- 
proximation method is suggested. 
Two types of nodes can be identified in the on-set of signal U , :  
those which have +ar excited and those at which at is stable at 
“I”.  The former is traditionally called excitation region (ER) and 
the latter quescient region (OR) of +a,. A set of states at which 
a particular place pl is marked is called a marked region (MR) of 
(a) (b) (C) 
Figure 4: Illustration of cover approximation and refinement. 
this place. It was pointed out in [6] that a cover for any set of 
states can be found as an intersection of covers for places which 
are marked at each state. Thus a set of states at which a particular 
transition is excited can be found as an intersection of M~Rs of its 
preceding places. However, at the unfolding level the instances 
of transitions are known. The minimal excitation cut C?”“(U:) 
for each instance *ai indicates where this instance becomes first 
enabled. 
Any state reachable from c ~ ” ” ( * u ~ ) ,  preserving the excitation 
of *a: ,  can only be reached by firing transitions which are concur- 
rent to *al. If a signal transition instance +ai is concurrent to *a:, 
then the value of its corresponding element in the binary code may 
take values of both “0” and “1”. A cover approximation C:(u:) is 
found from the binary code ( assigned to the cut crzn(*a:). Lit- 
erals corresponding to signals whose instances belong to S,(*ui) 
and are concurrent to *U: are substituted by “-” (don’t care). Ap- 
proximation reduces the number of literals in cover C,f(a:) and in- 
creases the number of combinations covered by Ca(u:) .  However, 
such approximation guarantees that no marking at which *CA: is ex- 
cited was lost. Furthermore, for a CSC-compliant STG, Cz ( U : )  
will only cover those reachable states where tu: is excited. 
For example, consider calculation of C:(+d’) for the instance 
+d’ in Figure 4(a). The binary code corresponding to its minimal 
excitation cut cyen (+d‘) = ( p i ,  p:, p i )  is found from the binary 
code of its local configuration [+cl’] as F = { lOOOOOO} (the order 
of signals is abcdefg).  There are four signals { b ,  c,  e ,  f} whose 
instances belong to the slice and are concurrent to +d’. Thus the 
ER cover approximation for +d’ will be C*(+cl’) = (1 - -0 - 
The rest of the states in the on-set which are represented as 
cuts encapsulated by So,(*a~) can be approximated by taking 
cover approximations for MRs of places belonging to Son ( * U : )  
and sequential to the entry transition of the slice. 
For each place pi its MR approximation cover CLnr (p i )  is ob- 
tained from the binary code assigned to its preceding tran- 
sition. Similar to ER approximation, any marking at which pi is 
marked can only be reached by firing transitions concurrent to pi. 
Thus literals corresponding to signals whose instances belong to 
Son (*U:)  and are concurrent to pi are replaced by “-”. 
An MR cover approximation for a particular place pi will cover 
all states at which pi is marked with any other concurrent place 
pi. Thus only mutually non-concurrent subset of places belong- 
ing to Son(*al) can be considered. A set of such places is called 
approximation set PL. Furthermore, an M R  cover approximation 
must not cover markings enablinginstances ti E nezt(*al). Thus, 
the MR cover approximation for any such place pi is found as 
C(p i )  = C,*, ( p i )  where ( p i )  is a cover approximation found 
for pi with a set of concurrent signal instances excluding an in- 
stance tk immediately preceding t:. To reduce the size of MR 
cover approximations, it is also convenient to choose Ph so that 
it includes one input place from each instance in nezt(*a:). The 
-0) = a@. 
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cover approximation for each slice Son (+ai) representing the 
states from the on-set of signal a, is therefore calculated as: 
I end do I enddo 
where C:(+a;) may be empty if the entry transition of So,(+a;) 
is the initial transition of the segment. 
in Figure 4(b). The slice representing states from the on-set is found 
To approximate states represented by this slice an approximation 
set is chosen as PL = {p~,p:,p~,}. The initial values for MR 
cover approximations for place p i  and p: are found using E of their 
predecessors +a’ and ++$’ respectively. Both places have the same 
set of concurrent instances of other signals. Their MR covzr ap- 
proximations are found as e; , (~; )  = (1 - -0 - -0) = adg and 
Ch, (p$)  = {I - -1 - -0) = adg. Placepi,, on the other hand, 
is an input to -a’ E nezt(+u’). Therefore its MR cover approxi- 
mation is found as C(p:,) = C;, (p;o)  + C:,(pi0) = (1 - -1 - 
01) U { 1 - -10 - 1) = adfg+adEg.  There is only one state in the 
ER of +a’ which is covered by a cover C* (+a’) = {0000000) = 
abedafg.  The cover approximatio? _ _ -  representing the on-set of a is 
found as C&(a) = abcdefg  + adg + adg + adfg + adeg. 
Consider approximation of the on-set cover for signal +a’ shown 
as son(+a’) = ((pi 1, { ( P : ~  PA pi),  (pi, P A  1, (~ i ,pL,  pi0 11). 
- - _  
Cover refinement Due to the approximated nature of the cov- 
ers, an on-set cover found from the STG-unfolding segment may 
implement an incorrect function. Indeed, if a output signal is imple- 
mented using an on-set cover approximation which covers a state 
belonging to the off-set, then the output will change to “1” where 
it is suppose to be “0”. Thus cover approximations obtained using 
the algorithm described before need to be checked. To check cover 
correctness both on- and off-set cover approximations are required. 
Suppose that both approximated covers for the on- and off-set 
of at  were obtained. Suppose also that their intersection is non- 
empty. The covers’ intersection may only belong to the DC-set. 
However, to find the DC-set all codes in both on-set and off-set 
must be known. Therefore, to ensure the covers implement the 
logic functions correctly we check a stronger condition: approxi- 
mated covers for on- and off-set are said to be correct if their in- 
tersection is empty. The approximation produces semi-optimised 
covers. Exact covers have their intersection empty by construc- 
tion. Therefore, if the covers’ intersection is non-empty, then they 
need to be refined until their intersection becomes empty, possibly 
restoring the exact covers. Thus the use of a stronger condition 
only affects the quality of optimisation rather than correctness of 
covers. If after complete refinement on- and off-set covers still 
intersect, then this STG has a CSC problem and cannot be imple- 
mented without changes to the specification. Correct refined covers 
can be optimised using any known minimisation technique. 
The pseudo-code of the algorithm for deriving covers for on- 
and offsets is shown in Figure 5. The initial on- and off-set cover 
approximations are found as described in the previous Subsection. 
If the approximated covers’ intersection is not empty, then these 
covers are refined. Only concurrency relation was used for finding 
approximated covers. Other relations between transitions concur- 
rent to *a: were ignored. The general idea behind refinement is 
that using these relations some of the information about the cover 
is restored. Covers are refined until “they are good enough”, i.e. 
covers’ intersection becomes empty. 
The on- and off-set covers’ intersection may become non-empty 
due to approximation of MR cover for some places in the approxi- 
mation set. These MR cover approximations may intersect with the 
ER cover approximations of some instances of the opposite signal 
transition. In this case only cover approximations for these places 
(but not all in the approximation set) and the instance of opposite 
signal transition need to be refined. The set of signals Sig which 
cause the intersection is also known. These are exactly those sig- 
nals whose value is undefined in one of the cubes B E C“. Thus 
we need to consider a problem of refining a cover approximation 
for an element E’ of STG-unfolding segment with Sig. 
To restore some of the relations a rejining set P,! is constructed 
from non-concurrent places belonging to the slice Son (*U:) such 
Cor each implementable signal a, do 
Find sets of on- und ofdices S b n  and S k  
for each slice Sbn do off 
Find approximation set PA 
Cbn = C ( t 3  + [ c c L ( P ; )  : PI E E ]  
end do 
for each slice S b f f  do 
end do- .  
/* initial approximations found */ 
while Cbn . C b f f  # 0 then do 
Figure 5: Algorithm for deriving on- and off-set cover approxima- 
tions from STG-unfolding segment 
that Vpk E P,! : E’IIP;. Furthermore, the set is chosen so that for at 
least one signal a3 from Sig for each its instance tk E Son(+al) 
one of the successors of tk is in Pi. Thus each refining step will 
refine at least one signal from Sig. A refined cover CZew(x’) is 
obtained from the old approximation as: C;ew(~’) = C*(z‘) . 
[E C z r ( p ; ) ]  , p ;  E P,‘. Cover Cz,((p;) is a restricted MR cover 
forpk where only those literals are set to “-” whose instances ti IIp; 
belong to So,(*u:) and are successorsof E’. 
Informally, at each step the refinement procedure restores the 
marking component of reachable states represented by the slice. 
It finds a set of places which can be marked together with each al- 
ready partially restored marking. The cover function is then changed 
reflecting the fact that partially restored markings now include found 
places. Thus in the end, when the procedure terminates, the covers 
correspond to fully restored markings and cover only states with 
these marking components. 
Since each step refines the value of at least one variable and 
the set of signals is finite, the refinement procedure will terminate 
in finite number of steps producing an exact cover for the states 
represented the slice Son (*a:). 
Consider a fragment of STG-unfolding segment shown in Fig- 
ure 4(c). Suppose that on-set cover approximation Cb,, found 
with approximation set PL = {pi ,pk,p: ,&}, intersects with Cm 
for some signal. Suppose also that a cube E = de which is an MR 
cover approximation of place p& causes this non-empty intersec- 
tion. The set of offending signals is found as Sig = {a, b, c} .  
Let 0 be the signal chosen for refinement. Its only instance which 
should be used r7finyment is -a’. A refinement set is chosen 
as P,‘ = {p; p ,  , p7, pg }. Consider calculation of the restricted 
MR cover approximation for p ; .  The only instances which can be 
used in approximation is +e’ as other concurrent instances, +a’ 
and +d‘, precedep:. Thus C;,(p;) = (1001-} (the order of 
signals is abcde). Similar, MR cover approximations are found for 
other places in PL. The refined cover approximation is thus found 
as: C:ew(pi )  = {- - -10) n[{ 1oo1-}u {11o1-}u{1111-) u 
(0111-}] = a& + bcda. 
The resulting cover is an exact cover of MR for_placepb. Note 
that if simply MR cover approximation Ck,(pL) = bc were chosen 
for p; , then refinement would not refine a. 
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Figure 6: Experimental results for Muller pipeline. 
Experimental results 
The method suggested in this paper was implemented on the basis 
of the unfolding tool “PUNT”. Experiments are divided into two 
major series. 
The goal of the first series was to demonstrate the quality of 
the proposed method. Results of the synthesis procedure, tested 
on a set of benchmarks, are shown in Table I .  The table presents 
time breakdown (in seconds) for synthesis a speed-independent cir- 
cuit from its STG specification in the atomic complex gate per 
signal architecture (“PUNT ACG”). Column “Unffim” shows the 
time taken to construct the STG-unfolding segment; column “Tot- 
Tim” shows the total time taken to synthesise a particular circuit 
(including Espresso optimisation). For comparison, same set of 
benchmarks was synthesised using two known tools Petrify and 
SIS. Their timings are grouped in the column “Other tools”. Literal 
count (columns “LitCnt”) was used as a measure of the quality of 
the new synthesis method. The literal count shows the total num- 
ber of literals in the obtained covers of final implementations. The 
number of signals (column “Sigs”), influencing the complexity of 
the specification and its behavioural representation, is also given 
for each specification. 
As it can be observed, the synthesis technique based on the 
STG-unfolding segment produces implementations comparable to 
those produced by other tools. The timing results show that our 
technique compares favourably to Petrify. It is also comparable 
with SIS on the benchmarks with low count of signals and it be- 
comes increasingly better with the growth of the signal count. These 
results show that for small sized benchmarks, the overheads of con- 
structing the STG-unfolding segment and traversing it may out- 
weigh the time spent on constructing a small reachability graph 
with an efficient implementation. Using a stronger correctness con- 
dition for approximated covers may produce a slightly worse im- 
plementation due to the fact that the DC-set is partitioned. 
The second series of experiments shows the feasibility of the 
new method on a set of scalable examples such as Muller pipeline. 
Experimental results are shown in Figure 6. As can be observed, 
existing tools soon choke on the size of the specification either run- 
ning out of memory or taking prohibitively long time. The literal 
count for all three tools was the same. Both SIS and Petrify exhibit 
doubly exponential growlh of time taken. The first dependency is 
due to the state space explosion, the second is due to the exponen- 
tial complexity of the exact synthesis process used in both tools. In 
addition, we synthesised a Counterflow pipeline specification [I 11 
which has 34 signals. From the existing tools, only Petrify was able 
to synthesise it taking more than 24 hours. At the same time PUNT 
was able to synthesise it in under 2 hours thus giving an order of 
magnitude gain in speed. This is shown on the graph as a circled 
dot. 
Conclusions 
In this paper we presented a new method for synthesis of speed in- 
dependent circuits. Our approach is based on the STG-unfolding 
segment. It uses the segment as a model from which an implemen- 
tation is obtained. As the size of the STG-unfolding segment is 
often smaller than the size of the SG, it is possible to synthesise 
specifications of larger sizes. In addition, due to the smaller size of 
the semantic model, the implementation can be achieved faster on 
a number of moderate sized examples. We demonstrated applica- 
bility of our method on an existing set of benchmarks. 
Future development of this method can be directed into explor- 
ing heuristics for the refinement procedure, which is the core of 
our method. In addition, this method can be adapted to the other 
implementation architectures. In this case, the approximation will 
be used to obtain the excitation functions for memory elements 
by finding the slices corresponding to the required regions of the 
SG. Furthermore, the method can be enhanced by accommodating 
checks for weaker correctness conditions for approximated covers. 
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